Commit Graph
5 Commits
Author SHA1 Message Date
quantumandClaude Fable 5 2e23d0f4c6 rtx-backend: gate CUDA parity tests to x86_64 Linux
The rtx-backend-cuda dev-dependency is already gated to
cfg(all(linux, x86_64)) in Cargo.toml, but the test file imported it
unconditionally, so cargo test -p rtx-backend failed to compile on macOS.

Co-Authored-By: Claude Fable 5 <[email protected]>
2026-08-21 05:52:03 -07:00
Omar SobhandClaude Fable 5 9969d8a661 feat(backend): add differentiable index_select / index_add row ops
Add two row-indexing ops along dim 0 to the `Backend` trait so gather /
scatter-add message passing (GNNs, segment softmax, bias tiling) can be
trained through `Autodiff<B>`:

- `index_select(tensor, indices)` — out[i, ..] = tensor[indices[i], ..]
- `index_add(tensor, indices, num_rows)` — out = zeros; out[idx[i], ..] += tensor[i, ..]

They are each other's adjoint, which is what the backward passes use.

Both trait methods have default bodies (host round-trip via to_data /
from_data) so every existing backend keeps compiling and is correct;
backends override with native kernels:

- rtx-backend-cpu: new ops/index.rs (rayon-parallel gather over output
  rows above a size threshold, sequential deterministic scatter-add),
  wired into CpuBackend and CpuBackendF64, with unit tests for D=1/2/3,
  duplicates, untouched rows, empty inputs, bounds panics and adjointness.
- rtx-autograd: Autodiff<B> overrides both ops and records
  IndexSelectBackward / IndexAddBackward (new ops/index.rs); finite-
  difference gradchecks on the real CpuBackend cover repeated-index
  accumulation, untouched-row zero grads, bias tiling via index_select
  of a [1,F] row, and a full per-segment softmax.
- rtx-fusion: forward both ops to the inner backend.

Co-Authored-By: Claude Fable 5 <[email protected]>
2026-08-20 11:05:42 -07:00
osobhandClaude Opus 4.8 63776aa0f2 fix(rtx-backend): gate CUDA dev-dep to x86_64-linux so cargo test works on macOS
CI / Build (macos-latest) (push) Failing after 29s
CI / Format Check (push) Failing after 12s
CI / Clippy Check (push) Failing after 1m21s
CI / Build (ubuntu-latest) (push) Failing after 1m22s
CI / Test (macos-latest) (push) Has been skipped
CI / Test (ubuntu-latest) (push) Has been skipped
CI / Python Bindings (maturin) (macos-latest) (push) Has been skipped
CI / Python Bindings (maturin) (ubuntu-latest) (push) Has been skipped
CI / WASM Build + Size Check (push) Has been skipped
CI / Distributed Training Tests (push) Has been skipped
Documentation / Build User Guide (push) Successful in 10s
CI / Build CPU-Only (Explicit) (push) Failing after 1m28s
CI / CI Success (push) Failing after 0s
Documentation / Build API Documentation (push) Failing after 43s
Performance Benchmarks / Run Benchmarks (push) Successful in 2m14s
rtx-backend's only build-graph CUDA pull was a [dev-dependencies] entry
(rtx-backend-cuda with features=[cuda]) compiled unconditionally, so
cargo test --workspace failed on macOS/non-CUDA hosts trying to build cudarc.
Gate it to x86_64 Linux (where the CUDA toolkit lives); cargo build was unaffected.

Also drop the no-op cuda from rtx-nlg default features (empty placeholder that
misleadingly implied CUDA-by-default).

Audit: 121/126 workspace crates already gate CUDA correctly (optional + non-default).

Co-Authored-By: Claude Opus 4.8 <[email protected]>
2026-06-27 09:07:14 -07:00
Omar Sobh 16161bb9df deps: align all 56 per-crate Cargo.toml files to thiserror v2
The workspace root was upgraded to thiserror = "2" in an earlier commit,
but 56 per-crate Cargo.toml files still independently declared "1.0".
These crates do not use workspace.dependencies inheritance for thiserror.
All updated to thiserror = "2" for complete fleet alignment.

Includes: rtx-backend, rtx-tensor, rtx-losses, rtx-backend-cuda/rocm/metal,
all training crates (rtx-auto, rtx-rl, rtx-distributed, rtx-federated, etc.),
specialized crates (rtx-science, rtx-platform, rtx-nmf, rtx-neuro-*),
production crates (rtx-streaming, rtx-serving-api), and all demo crates.

cargo check --workspace: PASSES.
2026-04-26 11:45:14 -07:00
redclawsystems 4d88dc0584 Initial commit 2026-03-04 00:08:42 +00:00